

AST-201 GLONASS Baseband Correlator



Features

- 16-channel GLONASS Baseband Correlator
- Optionally supports 16-channel GPS and QZSS Baseband correlation
- Delivers extremely fast fix times
- Interfaces with standard GLONASS RF front-end chips
- Supports external sample clock
- SPI interface for data exchange – can be interfaced to any processor
- 2.5V I/O (3.3V tolerant), 1.2V Core Supply voltage
- 5mm x 5mm TQFN package
- Fully ROHS compliant
- -40 to +85 C operating temperature




Figure 1. AST-201

Product Description

AST-201 is a miniature high performance GLONASS Baseband Correlator aimed at interfacing with any standard GLONASS RF front-end and a General Purpose Processing element to realize a GLONASS Receiver.

AST-201 is a 16-channel implementation capable of acquiring and tracking up to 16 GLONASS satellites simultaneously. It receives a 2-bit digitized IF from the RF front-end (eg. AST-GLSRF from Accord) and delivers the correlation results over the SPI interface.

AST-201 is designed to accept an external clock of 16.368MHz and can generate its internal clocks for processing.

An SPI port on the AST-201 supports glue-less communication interface with any general-purpose processor. Through this interface, it is possible to read the correlation results from and to configure the AST-201. The SPI port supports different clock polarity/phase options and can communicate at a maximum clock speed of 30MHz.

A unique feature of the AST-201 is that it can be configured to function as a 16-channel GPS-QZSS Baseband Correlator through a control pin. When interfaced with a standard GPS-QZSS RF front-end (eg. AST-GPSRF from Accord), a complete GPS-QZSS receiver can be realized.



AST-201 Hardware Details

A typical block diagram of the AST-201 is shown below.




Figure 2. Block Diagram of the AST-201

The AST-201 is built around a few basic blocks and interfaces.

The Reset and Clock Controller block is responsible for handling the Reset input and also defines the operational mode of the chip. The AST-201 can be configured to operate as either a GLONASS correlator or as a GPS / QZSS correlator. This block can also be synchronized to a companion GPS correlator (AST-230) through a GPS_10MS input pin. The clock input to this block is derived from an internal PLL or directly from an external source. The AST-201 works out of a 16.368MHz reference clock input to the PLL or from a 70MHz external clock.

The interface to the RF front-end is achieved through the SIGN, MAG and SAMP_CLK pins. The digitized IF from the GLONASS or GPS front-end along with the sampling clocks are fed to both Acquisition and Tracking blocks. These blocks are controlled from the Reset and Clock Controller. The Acquisition and Tracking blocks work on 16 independent channels and generate the correlation results.

The AST-201 provides an industry standard SPI interface to exchange the information with a host processor. The SPI port configuration such as clock phase and polarity can be set through dedicated hardware pins. The SPI interface can work upto 30MHz. Any error in communication is flagged off through a pin.

The AST-201 is packaged in a 5mm x 5mm QFN with 40 functional and power supply pins.



Circuit Interconnection Diagram

The below interface diagram illustrates the realization of a GLONASS receiver using AST-201. The other key components used in the implementation are AST-GLSRF, a GLONASS RF Front-end chip and any general-purpose processor with SPI support.

The diagram illustrates all the terminations required for the various configuration pins in addition to the connectivity to the RF front-end and the host processor.

The power supply inputs are also indicated.




Figure 3. Circuit Interconnection using AST-201



GENERAL

Acquisition Channels	14
Tracking Channels	16
System Clock Frequency	65 – 75MHz

RF INTERFACE

Interface	2-bit; SIGN, MAG
GLONASS Sampling Clock	26.598MHz
GPS Sampling Clock	16.368MHz

PROCESSOR INTERFACE

Communication Interface	SPI
Communication Failure Indication	Communication Error Flag

SPI

Configuration	CS, CLK, MOSI, MISO
Clock	30MHz (Max)
Configuration	Clock Polarity, Clock Phase
Error output	Communication error is transmitted through a dedicated pin

CLOCKS

System Clock	16.368MHz
Sampling Clock	25.598MHz – GLONASS 16.368MHz – GPS, QZSS

DIGITAL INPUT

Reset	Active Low Chip Reset
GPS 10ms	Measurement Latch Pulse from the companion GPS correlator
Function Select	Selection between GLONASS or GPS / QZSS functionality

DIGITAL OUTPUT

GLONASS 10ms	GLONASS Measurement Latch Instant
--------------	-----------------------------------

JTAG

JTAG	Used only under Test Mode In Functional Mode, TDI, TCK, TMS and TRST lines to be connected to GROUND
------	---

POWER SUPPLY

Core Supply	1.2V
I/O Supply	3.3V

Electrical

Supply Current (@ 1.2V)	50mA (peak), 30mA (Tracking)
-------------------------	------------------------------

Table 1. Specifications of AST-201

